
EXHIBIT 034

'052 Patent Claim	Motorola Product Including Snapdragon Sys	tem on Chip¹	
6. Method of communication service mapping in an integrated circuit, having a	Without conceding that the preamble of claim 6 of the '052 Patent is limiting, the Motorola Edge+Gen 2 (hereinafter, the "Motorola product") performs a method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S), either literally or under the doctrine of equivalents.		
plurality of processing modules (M, S),	The Motorola product includes an integrated circuit. For example, the Motorola product includes the Qualcomm Snapdragon 8 Gen 1 Mobile Platform system on chip (hereinafter, the "Snapdragon SoC").		
		Motorola Edge+ Gen 2	
	F	eaturing a Snapdragon 8 Gen 1 Mobile Platform	
	Snapdragon P	The Motorola edge+ was born for 5G speed. This state-of-the- art smartphone gives you up to 2 full days of power, lightning- ast speed, and pro-quality features for doing more of what ou love. Leave lag time behind with a massive 256 GB+ nemory and blazing-fast premium Snapdragon mobile clatform. Enjoy days of entertainment on a beautiful display that wraps around the edges and has superior stereo-quality ound. Get the best of Android OS without the extra baggage.	

<sup>&</sup>lt;sup>1</sup> The Motorola product is charted as a representative product made used, sold, offered for sale, and/or imported by Motorola. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.


2 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>		
		om/snapdragon/device-finder/	
		, 1 0 /	<del>0 0</del>
	Adreno GPU; Qualcomm Kryo	1 1 0	odules (M, S), for example Qualcomssor; and Platform Security Foundation it (SPU):
	Snapdragon 8 mobile platform Gen 1	1	SPECIFICATIONS & FEATURES
	Artificial Intelligence	Camera	CPU
	Qualcomm* Adreno" GPU	Qualcomm Spectra" Image Signal Processor	Kryo CPU
	Qualcomm* Kryo** CPU	Triple 18-bit ISPs	Up to 3.0 GHz*, with Arm Cortex-X2 technology
	Qualcomm* Hexagon" Processor	Up to 3.2 Gigapixels per Second computer vision	64-bit Architecture
	Fused Al Accelerator	ISP (CV-ISP)	
	Hexagon Tensor Accelerator	<ul> <li>Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag</li> </ul>	Visual Subsystem
	Hexagon Vector eXtensions	<ul> <li>Up to 64+36 MP dual camera @ 30 FPS</li> </ul>	Adreno GPU
	<ul> <li>Hexagon Scalar Accelerator</li> <li>Support for mix precision(INT8+INT16)</li> </ul>	with Zero Shutter Lag	<ul> <li>Vulkan* 1.1 API support</li> </ul>
	Support for mix precision( INT 8 INT 16)     Support for all precisions (INT8, INT16, FP16)	<ul> <li>Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag</li> </ul>	<ul> <li>HDR gaming (10-bit color depth, Rec. 2020 color gamut)</li> </ul>
		Up to 200 Megapixel Photo Capture	Physically Based Rendering
	Qualcomm® Sensing Hub	Rec. 2020 color gamut photo and video capture	Volumetric Rendering
	5G Modem-RF System	Up to 10-bit color depth photo and video capture	Adreno Frame Motion Engine
	Snapdragon X65 5G Modem-RF System	8K HDR Video Capture + 64 MP Photo Capture	<ul> <li>API Support: OpenGL* ES 3.2, OpenCL* 2.0 FP,</li> </ul>
	5G mmWave and sub-6 GHz, standalone (SA)	10-bit HEIF: HEIC photo capture, HEVC video capture	Vulkan 1.1  Hardware-accelerated H.265 and VP9 decoder
	and non-standalone (NSA) modes, FDD, TDD  Dynamic Spectrum Sharing	Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision	HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision
	mmWave: 1000 MHz bandwidth, 8 carriers,     AMMO	8K HDR Video Capture @ 30 FPS	
	2x2 MIMO  • Sub-6 GHz: 300 MHz bandwidth, 4x4 MIMO	4K Video Capture @ 120 FPS	Security
	Qualcomm* 5G PowerSave 2.0	Slow-mo video capture at 720p @ 960 FPS	Platform Security Foundations, Trusted Execution
	Qualcomm* Smart Transmit* 2.0 technology	Bokeh Engine for Video Capture	Environment & Services, Secure Processing Unit (SPU)
	Qualcomm* Wideband Envelope Tracking	Video super resolution	Trust Management Engine
	Qualcomm* AI-Enhanced Signal Boost	Multi-frame Noise Reduction (MFNR)	Qualcomm* wireless edge services (WES) and
	Global 5G multi-SIM	Locally Motion Compensated Temporal Filtering	premium security features
	Downlink: Up to 10 Gbps  Multimode support: 5G NR, LTE including CBRS,	Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support	Qualcomm* 3D Sonic Sensor and Qualcomm 3D Sonic Max (fingerprint sensor)
	WCDMA, HSPA, TD-SCDMA, CDMA Ix, EV-DO, GSM/EDGE	Al-based face detection, auto-focus, and auto-exposure	Qualcomm* Type-1 Hypervisor

aim Motorola Product Including S	Snapdragon System on Chip <sup>1</sup>	Charging
Wi-Fi & Bluetooth®	Audio	Qualcomm® Quick Charge® 5 Technology
Qualcomm* FastConnect** 6900 System	Qualcomm Agstic" audio codec (WCD9385)	4
<ul> <li>Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (8021lax),</li> </ul>	New Qualcomm Aqstic smart speaker amplifier	Location
Wi-Fi 5 (802.11ac), 802.11a/b/g/n	(WSA8835)	GPS, Glonass, BeiDou, Galileo, QZSS,
<ul> <li>Wi-Fi Spectral Bands: 24 GHz, 5 GHz, 6 GHz</li> <li>Peak speed: 3.6 Gbps</li> </ul>	Total Harmonic Distortion + Noise (THD+N), Playback: -108dB	NavIC capable
Channel Bandwidth: 20/40/80/160 MHz	Qualcomm Audio and Voice Communication Suite	Dual Frequency GNSS (L1/L5)
<ul> <li>8-stream sounding (for 8x8 MU-MIMO)</li> </ul>		Sensor-Assisted Positioning  Urban pedestrian navigation with
MIMO Configuration: 2x2 (2-stream)	Display	sidewalk accuracy Global freeway lane-level vehicle navigation
MU-MIMO (Uplink & Downlink)     4K QAM	On-Device Display Support:	
OFDMA (Uplink & Downlink)	• 4K @ 60 Hz	
Dual-band simultaneous (2x2 + 2x2)	· QHD+ @ 144 Hz	Memory
<ul> <li>Wi-Fi Security: WPA3-Enterprise, WPA3- Enhanced</li> </ul>	Maximum External Display Support:	Support for LP-DDR5 memory up to 3200 MHz
Open, WPA3 Easy Connect, WPA3-Personal	up to 4K @ 60 Hz	Memory Density: up to 16 GB
Integrated Bluetooth	<ul> <li>10-bit color depth, Rec. 2020 color gamut</li> <li>HDR10 and HDR10+</li> </ul>	General Specifications
<ul> <li>Bluetooth Features: Bluetooth 5.2, LE Audio,</li> <li>Dual Bluetooth antennas</li> </ul>	Demura and subpixel rendering for OLED Uniformity	
Bluetooth audio: Snapdragon Sound* Technology		Full Suite of Snapdragon Elite Gaming" features 4 nm Process Technology
with support for Qualcomm <sup>a</sup> aptX <sup>a</sup> Voice, aptX Lossless, aptX Adaptive, and LE audio		USB Version 3.1; USB Type-C Support
Lossiess, aportradpare, and LL addio		Part Number: SM8450
* Exact speed measured at 2995 GHz Certain aptional features available subject to Camer and OEM selection for an additional Snapdingen, Qualcomm Hongan, Qualcomm SGI PowerSove, Qualcomm Qualcomm Type-1 Hypenisor, and Qualcomm Quick Charge are products of Qualcomm Snapdingen, Qualcomm, Hengapn, Snapdingen Ellie Gamning, Advance, FastConnect, Strademark or egistered trademark of Qualcomm Technologies (Inc. and/or its afflicited companies. All Right's Reserved.	i Kiya, Qualcomm Smort Hansmit, Qualcomm Wideband Enwilope, Qualcomm Al-Enhanced Sig Tachnologies, Inc. and/or its subsidiaries. Qualcomm wireless edge services are offered by Qualco nopdragon Sound, Kiya, Smort Transmit, Qualcomm Spectra, Qualcomm Aqstic, and Quick Cha	ynol Hoost, Qualcomm Spectra, Qualcomm Agstic, Qualcomm 3D Sonic Sensor, omm Technologies Inc. and/or its subsidiaries. ge are trademarks or registered trademarks of Qualcomm Incorporated. aptX is a
assets/documents/snapdrago	/content/dam/qcomm-martech on-8-gen-1-mobile-platform-prod	luct-brief.pdf
1 0	l in the Motorola product utilize or a derivative thereof, (collecti <sup>e</sup> ing:	*



'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	Certain Arteris Technology Assets Acquired
	by <b>Kurt Shuler</b> , on October 31, 2013
	Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP
	SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.
	<b>≦</b> Arteris NoC technology has been and will continue to be a key enabler for
	creating larger and more complex chips in a shorter amount of time at a
	lower cost. This acquisition of our technology assets represents a validation
	of the value of Arteris' Network-on-Chip interconnect IP technology.
	ARTERİS 🔟
	K. Charles Janac, President and CEO, <b>Arteris</b>
	https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team
	The Arteris NoC performs communication service mapping in the Snapdragon SoC included in the Motorola product.
	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
one	one communication thread or at least one address range, said address range for identifying one or
communication	more second processing modules (S) or a memory region within said one or more second
service to at least	processing modules (S), either literally or under the doctrine of equivalents.
one second	
processing module	For example, the Arteris NoC utilized by the Snapdragon SoC included in the Motorola product
(S) based on	uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB,
specific	APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions
communication	require the following two-step transfers," including "[a] master send[ing] request packets" and
properties and at	"the slave return[ing] response packets":
least one	
communication	11.3.1.1 Transaction Layer
service	
identification,	The transaction layer is compatible with bus-based transaction protocols used
wherein said at	for on-chip communications. It is implemented in NIUs, which are at the
least one	boundary of the NoC, and translates between third-party and NTTP proto-
communication	cols. Most transactions require the following two-step transfers:
service	
identification	<ul> <li>A master sends request packets.</li> </ul>
comprises at least	* *
one	<ul> <li>Then, the slave returns response packets.</li> </ul>
communication	
thread or at least	As shown in Figure 11.1, requests from an initiator are sent through the master
one address range,	NIU's transmit port, Tx, to the NoC request network, where they are routed to
said address range	the corresponding slave NIU. Slave NIUs, upon reception of request packets
for identifying one	
or more second	
processing	
modules (S) or a	
memory region	

### 

# U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
within said one or more second processing modules (S),	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

# Case 2:22-cv-00481-JRG Document 1-34 Filed 12/19/22 Page 14 of 43 PageID #: 1638

### U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Motorola Pro	duct Including Snapdı	ragon System on Chip <sup>1</sup>
	<i>Id.</i> at 313-314.		
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Pres," "Slave address" and "Slave offset":		
	Field	Size	Function
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
	MstAddr	User Defined	Master address
	SlvAddr	User Defined	Slave address
	SlvOfs	User Defined	Slave offset
	Len	User Defined	Payload length
	Tag	User Defined	Tag
	Prs	User defined (0 to 2)	Pressure
	BE	0 or 4 bits	Byte enables
	CE	1 bit	Cell error
	Data	32 bits	Packet payload
	Info	User Defined	Information about services supported by the NoC
	Err	1 bit	Error bit

### Case 2:22-cv-00481-JRG Document 1-34 Filed 12/19/22 Page 15 of 43 PageID #: 1639


# U.S. Patent No. 7,594,052 (Radulescu & Goossens)


'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	StartOfs 2 bits Stop offset StopOfs 2 bits Stop offset WrpSize 4 bits Wrap size Rsv Variable Reserved CtlId 4 bits/3 bits Control identifier, for control packets only CtlInfo Variable Control information, for control packets only EvtId User defined Event identifier, for event packets only
	35   29 28   25 24   15 14   5 4 3   0
	32 31 30 27 26 20 19 14 13 5 4 3 0
	FIGURE 11.2 NTTP packet structure.  Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 313, 314-315.

### 

# U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	As further illustration, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)." <i>Id.</i> at 318.
comprising the steps of:  coupling said plurality of	The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product couples the plurality of processing modules (M, S) by an interconnect means (N) and enables a connection based communication having a set of connection properties, either literally or under the doctrine of equivalents.
processing modules (M, S) by an interconnect means (N) and enabling a connection based communication having a set of connection properties,	The Arteris NoC couples the plurality of processing modules in the Snapdragon SoC included in the Motorola product by an interconnect means. A large SoC, such as the Snapdragon SoC included in the Motorola product may include multiple classes of Arteris NoC interconnect:





/OFO Dolomb Clair	Matauala Duaduat India Canadanaan Castauran Chini
'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	The "Arteris NTTP protocol is packet-based" and the packets, which have "header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target
	address," are "transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes":
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are
	required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet
	definition see Figure 11.2; further descriptions of the packet can be found in
	the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats
	for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request
	packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include
	"the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:


- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.


'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<i>Id.</i> at 313-314.
	As yet a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; QoS, which includes guarantees of, for example, throughput and/or latency, "is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.  In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure


'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.  The Arteris NoC supports the following four different traffic classes:

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<ul> <li>Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> </ul>
	<ul> <li>Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> </ul>
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	<ul> <li>Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>




'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a> , at slide 12.
	As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:
	Memory NoC: Interconnect Topology – Traffic Classes
	Classify your IP connections per class of traffic:
	Best Effort (BE) Image system
	Low Latency (LL) SRAM
	High Bandwidth (HB) Main/Coherency  Defer Clr  Santific Cite Schell Sche
	Defer Clr Clr Clr Clr CHE
	CSI/I/O BE BE BE
	DSI/I/O BE BE BE
	FromCohNoCMem/I/0 LL HB HB HB V
	FromMainNoC/I/O LL HB HB HB V
	ISP/I/0 BE BE BE
	<b>ARTER</b>   SPD 2018, 28 March 2018






'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
processing	For example, the Arteris NoC used by the Snapdragon SoC included in the Motorola product has
modules (M) and	"Network Interface Units (NIU) connecting IP blocks to the network" with "[i]nterface units for
said interconnect	OCP, AMBA AHB, APB, and AXI protocols [] provided."
means (N) by at	
least one network	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-">https://vdoc.pub/download/networks-on-chips-</a>
interface (NI)	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311.
associated to said	
at least one first of	In the Arteris NoC, "[t]ransaction layer services are provided to the nodes at the periphery of the
said processing	NoC by special units called Network Interface Units (NIUs)."
modules,	
	Id.
	In the Arteris NoC, "[a]n NTTP transaction is typically made of request packets, traveling through
	the request network between the master and the slave NIUs, and response packets that are
	exchanged between a slave NIU and a master NIU through the response network Transactions
	are handed off to the transport layer, which is responsible for delivering packets between
	endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC
	components, packets are physically transported as cells across various interfaces, a cell being a
	basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave
	node, and one router in the request and response path."



'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.
	<i>Id.</i> at 312-313.

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
mapping the	The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product maps the
requested at least	requested at least one communication service based on said specific communication properties to
one	a connection based on a set of connection properties according to said at least one communication
communication	service identification, either literally or under the doctrine of equivalents.
service based on	
said specific	For example, in the Arteris NoC used by the Snapdragon SoC included in the Motorola product,
communication	"[a]n NTTP transaction is typically made of request packets, traveling through the request
properties to a	network between the master and the slave NIUs, and response packets that are exchanged
connection based	between a slave NIU and a master NIU through the response network Transactions are handed
on a set of	off to the transport layer, which is responsible for delivering packets between endpoints of the
connection	NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets
properties	are physically transported as cells across various interfaces, a cell being a basic data unit being
according to said	transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router
at least one	in the request and response path."
communication	
service	
identification.	



'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

'052 Patent Claim	Id. at 313-314.			
	As a further example, the packets sent in the Arteris NoC are "composed of cell organized into fields, with each field carrying specific information," including 'address" and "Slave offset":			
	Field	Size	Function	
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	
	MstAddr	User Defined	Master address	
	SlvAddr	User Defined	Slave address	
	SlvOfs	User Defined	Slave offset	
	Len	User Defined	Payload length	
	Tag	User Defined	Tag	
	Prs	User defined (0 to 2)	Pressure	
	BE	0 or 4 bits	Byte enables	
	CE	1 bit	Cell error	
	Data	32 bits	Packet payload	
	Info	User Defined	Information about services supported by the NoC	
	Err	1 bit	Error bit	

### Case 2:22-cv-00481-JRG Document 1-34 Filed 12/19/22 Page 36 of 43 PageID #: 1660


# U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Motorola Product Including Snap	dragon System on Chip <sup>1</sup>
002 I atent Claim	StartOfs 2 bits StartOfs 2 bits StopOfs 2 bits StopOfs WrpSize 4 bits Wr Rsv Variable Rest CtlId 4 bits/3 bits Con CtlInfo Variable Con	rt offset p offset ap size served ntrol identifier, for control packets only ntrol information, for control packets only ent identifier, for event packets only
	35 29 28    Header   Info   Len     Necker   Tag   Err     Data   BE   Data Byte   BE     Data Byte   BE     32 31 30 27 26	25 24
	Header Rsv Len CE  Data  CE	Info Tag Master Address Prs Opcode  Data  L Data
	FIGURE 11.2 NTTP packet structure.	
	1 2	ractice, <a href="https://vdoc.pub/download/networks-on-chips-lti-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-lti-core-systems-6f26qivv11f0</a> , at 313, 314-315.

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	As further illustration, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)." <i>Id.</i> at 318.
	As a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; QoS, which includes guarantees of, for example, throughput and/or latency, "is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.  In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.  The Arteris NoC supports the following four different traffic classes:

'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<ul> <li>Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> </ul>
	<ul> <li>Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> </ul>
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	<ul> <li>Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>



'052 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<i>See</i> Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a> , at slide 12.
	As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:
	Memory NoC: Interconnect Topology – Traffic Classes
	Classify your IP connections per class of traffic:
	Best Effort (BE) Image system
	Low Latency (LL) SRAM
	High Bandwidth (HB) Main/Coherency  Defer Clr gathy checken schedule and the checken schedule an
	High Bandwidth (HB) Main/Coherency  Defer Clr  Sephysical Clr
	CSI/I/O BE BE BE BE
	DSI/I/O BE BE BE BE
	FromCohNoCMem/I/O LL HB HB HB HB V
	FromMainNoC/I/0 LL HB HB HB V
	ISP/I/0 BE BE BE
	<b>ARTER</b>   SPD 2018, 28 March 2018

